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Abstract - A low power and high speed 8/9 CMOS programmable dynamic frequency divider has 
been designed. It contains a control bit by which can obtain 1/9 and 1/8 input frequency in output. In 
spite of the variations in size and structure of circuit, the 53% improvement in power dissipation has 
been achieved. Power dissipation about 1.6 mw in a 2.78 GHz Frequency Rate, 2.5 volt power supply 
circuit is verified by HSPISE simulation. 
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1. Introduction 
Frequency synthesizer is one of the most 
important blocks in communication receivers 
and transmitters [1-2]. A frequency 
synthesizer must be very accurate, low cost, 
low silicon area and low power dissipation. 
Figure 1 shows a structure of frequency 
synthesizer that includes PFD (phase–
Frequency detector), CP (charge pump), LP 
(loop filter), VCO (Voltage Controlled 
Oscillator)  and  frequency divider. In the most 
of  the  frequency  synthesizers  a PLL is 
employed.  Adoption of dynamic dividers in   
PLL   allows  reducing    the   considerable 
power   consumption   in   forGiga Hertz 
applications [3-5]. In such circuits the dynamic 
latches are used because they are high speed 
and more compact in compassion with static 
latches. TSPC (true single phase clock) 
technique can be utilized for avoiding the 
SKEW problem. In TSPC only one clock is 
employed for dynamic latch drivers [6]. In the 
rest of  this paper we will employ a TSPC 
mechanism to design and improvement a high 
speed and low power ÷8/9 CMOS. 
 
2. A 8/9 frequency divider 
structure 
Figure 2 shows the general structure of a 8/9 
frequency divider which includes a 2/3 
divider,    two  ÷2  dividers  and  a  4-input  
OR gate.  One   of   the  inputs  of  OR  gate  is 
 
 
Fig.1. Structure of frequency synthesizer 
 connected to output of 2/3 block, two other 
inputs are connected to outputs of ÷2 blocks. 
The forth pin MC is a control bit. When MC=0  
output of ÷ 2/3 divider is one-third of input 
signal frequency and then the output of 8/9 
frequency divider is one-ninth if input signal 
frequency.  When   MC=1  the output of  2/3  
divider is  half    of    signal   frequency   then  
the  output  of   8/9 frequency divider equal 
1/8 input signal frequency. 
 It is better to employ asynchrony structure 
for frequency divider to obtain low power 
dissipation and reduce number of blocks that 
operate in high frequency [7-8].  
 
3. Circuit Design 
 By comparison between dynamic structures 
and others structures such that SCL (source 
coupled transistor logic) one can yield into a 
result that dynamic structures have lower 
consumption power because of their compact 
organization and reduced number of transistors 
which result in low capacitive load [9]. For 
example a ÷2 divider with SCL technique has 
18 transistors which occupies more silicon 
area and makes its layout very difficult. 
For designing ÷2 frequency divider we can 
use two techniques: TSPC circuits in Figure 3 
and M-TSPC (modified TSPC) in Figure 4. 
The speed of circuit may be increased by 
employed technique. For the comparison 
purposes we can use a 1/2 E-TSPC frequency 
divider instead of  M-TSPC (see Figure 5). 
Although accumulation of MOS transistors – 
which reduces the switching speed of circuit in 
high frequency applications – is avoided  in 
this  technique,   but   the  power  consumption  
 
 
 
 
 
 
Fig.2. General structure of a 8/9 frequency divider 
 
 
 
 
Fig.3. A 1/2 TSPC logic divider 
 
 
 
 
Fig.4. A 1/2 M-TSPC logic divider 
 
 
Fig.5. A 1/2 E-TSPC logic divider 
 is higher than the circuits  in Figure 3 and 
Figure 4. Both of TSPC and M-TSPC circuits 
suffer because of output node hazardous 
discharging problem [10]. For solution this 
problem we can insert a simple inverter in 
output of any TSPC and m- TSPC flip-flops 
and we can design a flip-flap with inversion 
output. As another solution we can insert a 
simple inverter in output  of flip-flaps.Relating 
to importance of reducing  the delay time of 
this stage, W/L inverter and buffer of the 
circuit must be optimized carefully. 
Figure 6 shows the internal circuit of 2/3 
blocks which uses E-TSPC technique for 
reducing the number of transistors to improve 
switching performance and frequency 
operation.  
The transistors M7, M8, M9, and M10 are 
inserted to 2/3 divider block to make the 4-
input OR of circuit. MC control bit is 
connected to the gate of M7 and output of 2/3 
block is fed back to the gate of M8; the gate of 
M9 is connected to first output of 1/2 block. 
Figure 7 shows total circuit of 8/9 frequency 
divider and sizing of all transistors. 
When MC=0, the output frequency divider is 
one-ninth of input signal frequency and when 
MC=VCC, the output frequency divider is one-
eightieth of input signal frequency divider. 
 
 
Fig.6. A 2/3 divider using E-TSPC technique 
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Fig.7. Total circuit of 8/9 frequency divider and sizing of transistors 
 
4. Simulation results 
 The proposed circuit is simulated by 
HSPICE with 0.25µm CMOS parameters. The 
results of simulation for frequency divider 
with TSPC technique (Figure2) and frequency 
divider with E-TSPC technique (Figure3) are 
shown in Figures 8 and 9 respectively. It is 
clear that the power dissipation of E-TSPC 
technique is 374.937µw and for TSPC 
technique is 129.297µw   which   is  245.64µw   
greater   than power dissipation of E-TSPC 
technique. So, insertion circuit of E-TSPC 
technique in main frequency synthesizer 
circuit causes decreasing the power 
dissipation. 
When MC=0 and output frequency is one-
ninth of input signal frequency, by HSPISE 
simulation we can observe that the total power 
dissipation is 1.6871mw and when MC=VCC 
and output frequency in one-eightieth of input 
signal frequency, total power dissipation is 
1.7035 mw (see Figures 8 and 9). 
 
 
5. Conclusions 
In this paper a 8/9 frequency divider was 
designed in 0.25µw CMOS which can be 
programmed with MC control bit. We used 
TSPC technique which needs only one clock 
to obtain a compact, high speed and low static 
power dissipation. By suitable selection of  1/2 
frequency divider structure and suitable 
selection of WIL transistor sizes we could 
obtain 1.7mw in power dissipation.   
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